English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 60861/93638 (65%)
造訪人次 : 1114166      線上人數 : 35
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70437

    題名: High-speed four-phase CMOS logic for complex high-speed VLSI
    作者: Wu, Chung-yu;Cheng, Kuo-hsing;Wang, Jinn-shyan
    貢獻者: 淡江大學電機工程學系
    日期: 1992-05
    上傳時間: 2011-10-23 21:17:53 (UTC+8)
    出版者: IEEE
    摘要: A novel four-phase dynamic logic, called high-speed precharge-discharge CMOS logic (HS-PDCMOS logic), is proposed and analyzed. Basically, the HS-PDCMOS logic uses two different units to implement the logic function and to drive the output load separately. Thus, a complex function can be implemented within a single gate and achieve a high operation speed. The HS-PDCMOS logic needs four operation clocks and has three different versions. An experimental chip has been designed and measured to verify partly the results of circuit analysis and simulation. It is shown that the HS-PDCMOS has an operation speed about 2.5 to 3 times higher than that of the conventional four-phase dynamic logic. Moreover, the new logic has no problems of clock skew, race, and charge redistribution
    關聯: Proceedings of 1992 IEEE international symposium on circuits and systems, pp.1288 - 1291
    DOI: 10.1109/ISCAS.1992.230269
    顯示於類別:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋