English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 56468/90291 (63%)
造訪人次 : 11714403      線上人數 : 151
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70374

    題名: Designing Ultra-Low Voltage PLL Using a Bulk-Driven Technique
    作者: Chao, Ting-sheng;Lo, Yu-lung;Yang, Wei-bin;Cheng, Kuo-hsing
    貢獻者: 淡江大學電機工程學系
    日期: 2009-09
    上傳時間: 2011-10-23 21:13:38 (UTC+8)
    出版者: IEEE
    摘要: This paper describes an ultra-low voltage phase-locked loop (PLL) using a bulk-driven technique. The architecture of the proposed PLL employs the bulk-input technique to produce a voltage-controlled oscillator (VCO) and the forward-body-bias scheme to produce a divider. This approach effectively reduces the threshold voltage of the MOSFETs, enabling the PLL to be operated at an ultra-low voltage. The chip is fabricated in a 0.13-μm standard CMOS process with a 0.5V power supply voltage. The measurement results demonstrate that this PLL can operate from 360 to 610MHz with a 0.5V power supply voltage. At 550MHz, the measured rms jitter and peak-to-peak jitter are 8.01ps and 56.36ps, respectively. The total power consumption of the PLL is 1.25mW and the active die area of PLL is 0.04mm2.
    關聯: The 35th European Solid-State Circuits Conference (ESSCIRC '09), pp.388 - 391
    DOI: 10.1109/ESSCIRC.2009.5325983
    顯示於類別:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋