English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57517/91034 (63%)
造访人次 : 13431894      在线人数 : 317
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70370

    题名: Design of High-Efficiency Multimedia Signal Processing IP for 2-D DWT VLSI Architecture
    作者: Hsia, Chih-Hsien;Chiang, Jen-Shiun;Huang, Ting-Wei
    贡献者: 淡江大學電機工程學系
    关键词: Discrete wavelet transform (DWT);Interlaced read scan algorithm(IRSA);Lifting-based DWT;Multiresolution;On-chip memory;Real-time
    日期: 2005
    上传时间: 2011-10-23 21:13:22 (UTC+8)
    出版者: 雲林縣:雲林科技大學
    摘要: This work presents novel algorithms and hardware architectures to improve the critical issue of 2-D discrete wavelet transform (DWT). On-chip memory cost is a very important problem in multimedia IC design. The architecture is based on the proposed interlaced read scan algorithm (IRSA) and pipeling scheme processing to achieve low-memory size and high-speed operation. The proposed lifting-based DWT architecture has the advantages of lower computational complexity. Meanwhile, our architecture can also provide embedded symmetric boundary extension function and regular data flow, and is suitable for VLSI implementation. It can be applied to real-time image/video operating of JPEG 2000 and MPEG-4 applications. A 2-D DWT VLSI test chip was designed and simulated by TSMC 0.35.mu. m 1P4M CMOS technology. The memory requirement of the N*N 2-D DWT is N and it can operate at 100MHz clock frequency.
    關聯: 2005民生電子暨信號處理研討會論文集;Proceedings of Workshop on Consumer Electronics and Signal Processing, 6p.
    显示于类别:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈