English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58323/91867 (63%)
造访人次 : 14041865      在线人数 : 78
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70367

    题名: Design of Dynamically Assignmentable TAM Width for Testing Core-Based SOCs
    作者: Rau, Jiann-Chyi;Chen, Chien-Shiun;Wu, Po-Han
    贡献者: 淡江大學電機工程學系
    关键词: SOC Testing;TAM;Testing Scheduling
    日期: 2006-12-04
    上传时间: 2011-10-23 21:13:11 (UTC+8)
    摘要: Test access mechanism (TAM) and testing schedule for system-on-chip (SOC) are challenging problems. Testing schedule must be effective to minimize testing time, under the constraint of test resources. This paper presents a new method based on generalized rectangle packing, as two-dimensional packing. A core cuts into many pieces and utilizes the design of reconfigurable core wrappers, and is dynamic to change the width of the TAM executing the core test. Therefore, a core can utilize different TAM width to complete test
    關聯: Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on, pp.1399-1402
    DOI: 10.1109/APCCAS.2006.342462
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    Design of Dynamically Assignmentable TAM Width.pdf3640KbAdobe PDF252检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈