English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 56562/90363 (63%)
造訪人次 : 11858028      線上人數 : 86
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70319

    題名: Analysis and Design of High Performance, Low Power Multiple Ports
    作者: Jau, Ting-sheng;Yang, Wei-bin;Chang, Chung-yu
    貢獻者: 淡江大學電機工程學系
    關鍵詞: DSP;RISC processor;differential-End structure;register file;single-End structure
    日期: 2006-12
    上傳時間: 2011-10-23 21:10:09 (UTC+8)
    出版者: IEEE
    摘要: This paper talks about how to analyze and design high performance low power multiple-ports register file circuitry, which is mostly used on mu-P and DSP chip. Firstly, in this paper, we discuss basic concept of register files. Secondly we introduce the different types of register file architecture. Then we analyze and compare design trade-offs among those approaches. With that, we decide the suitable register file circuitry for our application. Then, we start to analyze the low power design style for each block. Finally, we achieve design goal of low power and high performance register file circuit compare to some other designs. It is fabricated by TSMC 0.13mum 1p8m 1.2v process. Simulation result shows the design has the fine 0.013 mW/MHz-port
    關聯: 2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2006), pp.1453 - 1456
    DOI: 10.1109/APCCAS.2006.342495
    顯示於類別:[電機工程學系暨研究所] 會議論文





    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋