An Efficient VLSI Architecture for 2-D DWT using Lifting Scheme

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/70311

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70311

题名:	An Efficient VLSI Architecture for 2-D DWT using Lifting Scheme
作者:	Chiang, Jen-Shiun;Hsia, Chih-Hsien
贡献者:	淡江大學電機工程學系
日期:	2005
上传时间:	2011-10-23 21:09:42 (UTC+8)
出版者:	New York: Institute of Electrical and Electronics Engineers (IEEE)
摘要:	In this paper, we propose a highly efficient VLSI architecture for 2-D lifting-based 5/3 filter discrete wavelet transform (DWT). The architecture is based on the pipelined and folding scheme processing to achieve near 100% hardware utilization ratio and reduce the silicon area. The advantages of the proposed DWT have the characteristics of higher hardware utilization, less memory requirement, and regular data flow. It is suitable for VLSI implementation and can be applied to real-time operating of JPEG2000 and MPEG4 applications.
關聯:	2005年國際系統與信號研討會論文集=Proceedings of 2005 International Conference on System & Signals (ICSS2005), 4p.
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

没有与此文件相关的档案.

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章