New York: Institute of Electrical and Electronics Engineers (IEEE)
Abstract:
In this paper, we propose a highly efficient VLSI architecture for 2-D lifting-based 5/3 filter discrete wavelet transform (DWT). The architecture is based on the pipelined and folding scheme processing to achieve near 100% hardware utilization ratio and reduce the silicon area. The advantages of the proposed DWT have the characteristics of higher hardware utilization, less memory requirement, and regular data flow. It is suitable for VLSI implementation and can be applied to real-time operating of JPEG2000 and MPEG4 applications.
Relation:
2005年國際系統與信號研討會論文集=Proceedings of 2005 International Conference on System & Signals (ICSS2005), 4p.
