A New Low Power, High Speed Double-Edge Triggered Flip-Flop

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/70263

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70263

题名:	A New Low Power, High Speed Double-Edge Triggered Flip-Flop
作者:	Wu, Chung-Lin;Yang, Wei-Bin;Rau, Jiann-Chyi;Wang, Chi-Hsiung
贡献者:	淡江大學電機工程學系
关键词:	double-edge triggered;low power;high speed Best Regards Double-edge triggered;Low power;High speed Best Regard
日期:	2008-07
上传时间:	2011-10-23 21:06:43 (UTC+8)
摘要:	In this paper, a new low power and high speed CMOS double-edge triggered flip-flop (DETFF) is proposed. A Double-edge triggered flip-flop is able to transfer the data signal in both positive edge and negative edge of the clock signal. Therefore, a lower clock rate can be used to such flip-flops and the power consumption can be reduced as compared with single edge-triggered flip-flops. By HSPICE simulation results, the power consumption is reduced by 0.2% to 55% and power-delay-product is reduced by 2% to 74% in compared with others. In this paper, a new low power and high speed CMOS double-edge triggered flip-flop (DETFF) is proposed. A Double-edge triggered flip-flop is able to transfer the data signal in both positive edge and negative edge of the clock signal. Therefore, a lower clock rate can be used to such flip-flops and the power consumption can be reduced as compared with single edge-triggered flip-flops. By HSPICE simulation results, the power consumption is reduced by 0.2% to 55% and power-delay-product is reduced by 2% to 74 % in compared with others.
關聯:	2008亞太華人高速電路設計研討會(HSCD 2008)論文集，5頁
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

档案	大小	格式	浏览次数
A New Low Power, High Speed Double-Edge Triggered Flip-Flop_西文摘要.docx	13Kb	Microsoft Word	137	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章

数据加载中.....