In this paper, we present architecture of phase-locked loop (PLL) for clock and data recovery (CDR) for high-speed serial links. The conventional over-sampling architecture uses two timing modules. One is used to track reference clock, the other is to generate multiphase to sample high speed serial-in data. The architecture improves drawback of the conventional CDR by using Blender unit to make high resolution delay phase and PLL will track this phase. Additionally, this work achieves to save power and chip area and the stability of system can be improved, because of combining the two timing modules to one. This work is fabricated by TSMC 0.13um 1p8m 1.2v process. The PLL is operates at 500MHz and CDR circuit can recovery 5Gb/s serial-in data.
2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2007), pp.1~4