English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 56562/90363 (63%)
造访人次 : 11860125      在线人数 : 111
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70215


    题名: A 320-MHz 8bit × 8bit pipelined multiplier in ultra-low supply voltage
    作者: Liang, Yung-chih;Huang, Ching-ji;Yang, Wei-bin
    贡献者: 淡江大學電機工程學系
    日期: 2008-11
    上传时间: 2011-10-23 21:03:52 (UTC+8)
    出版者: IEEE Solid-State Circuits Society (IEEE SSCS)
    摘要: This paper presents a 0.5-V ultra-low voltage multiplier. In order to achieve ultra-low voltage and high speed operation, we modify the traditional pipelined architecture and adopt a PMOS forward body bias control technique, a symmetric signal path full-adder structure and a synchronous output D flip flop. Fabricated in 130nm CMOS technology, the measured operation rate of 8bit x 8bit pipelined multiplier get up to 320-MHz clock rate and the power consumption is about 1.48mW from 0.5-V power supply.
    This paper presents a 0.5-V ultra-low voltage multiplier. In order to achieve ultra-low voltage and high speed operation, we modify the traditional pipelined architecture and adopt a PMOS forward body bias control technique, a symmetric signal path full-adder structure and a synchronous output D flip flop. Fabricated in 130 nm CMOS technology, the measured operation rate of 8bit times 8bit pipelined multiplier get up to 320-MHz clock rate and the power consumption is about 1.48 mW from 0.5-V power supply.
    關聯: 2008 IEEE Asian Solid-State Circuit Conference (A-SSCC '08), pp.73 - 76
    DOI: 10.1109/ASSCC.2008.4708732
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    没有与此文件相关的档案.

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈