淡江大學機構典藏:Item 987654321/68446
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58286/91808 (63%)
造访人次 : 13813437      在线人数 : 61
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/68446


    题名: Multiprocessor architecture reconciling symbolic with numerical processing
    作者: Jang, G. S.;Lai, F.;李鴻璋;Lee, H. C.;Maa, Y. C.;Parng, T. M.;Tsai, J. Y.
    贡献者: 淡江大學資訊管理學系
    日期: 1989-05
    上传时间: 2011-10-23 12:56:48 (UTC+8)
    出版者: IEEE
    摘要: The design of CPU (central processing unit) chips for the MARS project is described. They are the IFU (instruction fetch unit), IPU (integer processing unit), and LPU (list processing unit). The IFU is devised to interleave instruction fetch and execution, and thus to achieve coordinated execution among datapath chips. The IPU is the main computing engine for integer operations and operand address calculation. By using dual-instruction buffers, a reserved phase for branch/jump target fetch, and instruction decode peeping, the architecture can support almost-zero-delay branching and super-zero-delay jump. The LPU handles a Lisp runtime environment, dynamic type checking, and fast list access. In this architecture, the critical path of complex register file access and ALU operation is distributed over the LPU and IPU, and list tracing can be executed quickly by the nondelayed car or cdr instructions.
    關聯: International symposium on VLSI technology, system and applications, pp.365-370
    DOI: 10.1109/VTSA.1989.68647
    显示于类别:[資訊管理學系暨研究所] 會議論文

    文件中的档案:

    没有与此文件相关的档案.

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈