Multiprocessor architecture reconciling symbolic with numerical processing

機構典藏 > College of Business and Management > Graduate Institute & Department of Information Management > Proceeding > Item 987654321/68446

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/68446

Title:	Multiprocessor architecture reconciling symbolic with numerical processing
Authors:	Jang, G. S.;Lai, F.;李鴻璋;Lee, H. C.;Maa, Y. C.;Parng, T. M.;Tsai, J. Y.
Contributors:	淡江大學資訊管理學系
Date:	1989-05
Issue Date:	2011-10-23 12:56:48 (UTC+8)
Publisher:	IEEE
Abstract:	The design of CPU (central processing unit) chips for the MARS project is described. They are the IFU (instruction fetch unit), IPU (integer processing unit), and LPU (list processing unit). The IFU is devised to interleave instruction fetch and execution, and thus to achieve coordinated execution among datapath chips. The IPU is the main computing engine for integer operations and operand address calculation. By using dual-instruction buffers, a reserved phase for branch/jump target fetch, and instruction decode peeping, the architecture can support almost-zero-delay branching and super-zero-delay jump. The LPU handles a Lisp runtime environment, dynamic type checking, and fast list access. In this architecture, the critical path of complex register file access and ALU operation is distributed over the LPU and IPU, and list tracing can be executed quickly by the nondelayed car or cdr instructions.
Relation:	International symposium on VLSI technology, system and applications, pp.365-370
DOI:	10.1109/VTSA.1989.68647
Appears in Collections:	[Graduate Institute & Department of Information Management] Proceeding

Files in This Item:

There are no files associated with this item.