English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 57980/91504 (63%)
造訪人次 : 13700203      線上人數 : 37
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/68446


    題名: Multiprocessor architecture reconciling symbolic with numerical processing
    作者: Jang, G. S.;Lai, F.;李鴻璋;Lee, H. C.;Maa, Y. C.;Parng, T. M.;Tsai, J. Y.
    貢獻者: 淡江大學資訊管理學系
    日期: 1989-05
    上傳時間: 2011-10-23 12:56:48 (UTC+8)
    出版者: IEEE
    摘要: The design of CPU (central processing unit) chips for the MARS project is described. They are the IFU (instruction fetch unit), IPU (integer processing unit), and LPU (list processing unit). The IFU is devised to interleave instruction fetch and execution, and thus to achieve coordinated execution among datapath chips. The IPU is the main computing engine for integer operations and operand address calculation. By using dual-instruction buffers, a reserved phase for branch/jump target fetch, and instruction decode peeping, the architecture can support almost-zero-delay branching and super-zero-delay jump. The LPU handles a Lisp runtime environment, dynamic type checking, and fast list access. In this architecture, the critical path of complex register file access and ALU operation is distributed over the LPU and IPU, and list tracing can be executed quickly by the nondelayed car or cdr instructions.
    關聯: International symposium on VLSI technology, system and applications, pp.365-370
    DOI: 10.1109/VTSA.1989.68647
    顯示於類別:[資訊管理學系暨研究所] 會議論文

    文件中的檔案:

    沒有與此文件相關的檔案.

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋