淡江大學機構典藏:Item 987654321/61044
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 60882/93651 (65%)
造訪人次 : 1190990      線上人數 : 26
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/61044


    題名: Power-aware compression scheme for multiple scan-chain
    作者: Rau, Jiann-Chyi;Wu, Po-Han
    貢獻者: 淡江大學電機工程學系
    關鍵詞: scan based testing;low power testing;test data compression;design for testability (DfT)
    日期: 2011-06
    上傳時間: 2011-10-15 01:17:53 (UTC+8)
    出版者: Abingdon: Taylor & Francis Ltd.
    摘要: As test data continues to grow quickly, test cost also increases. For the sake of decreasing the test cost, this article presents a new data dependency compression scheme for large circuit which is based on multiple scan chains. We propose new compression architecture with fixed length for running tests. In results, when the complexity of a VLSI circuit is growing, the number of input pins for testing is very low. Since test data in power aware is not changed frequently, we use a selector to filter the unnecessary status and buffers to hold the back data. We also propose a new algorithm to assign multiple scan chains and an improved linear dependency compute method to find the hidden dependency between scan chains. Experimental results show that the proposed method can reduce both test data volume and shift-in power.
    關聯: Journal of the Chinese Institute of Engineers 34(4), pp.515-527
    DOI: 10.1080/02533839.2011.576498
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    0253-3839_34(4)p515-527.pdf2462KbAdobe PDF131檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋