English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57610/91130 (63%)
造访人次 : 13524449      在线人数 : 301
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/61044

    题名: Power-aware compression scheme for multiple scan-chain
    作者: Rau, Jiann-Chyi;Wu, Po-Han
    贡献者: 淡江大學電機工程學系
    关键词: scan based testing;low power testing;test data compression;design for testability (DfT)
    日期: 2011-06
    上传时间: 2011-10-15 01:17:53 (UTC+8)
    出版者: Abingdon: Taylor & Francis Ltd.
    摘要: As test data continues to grow quickly, test cost also increases. For the sake of decreasing the test cost, this article presents a new data dependency compression scheme for large circuit which is based on multiple scan chains. We propose new compression architecture with fixed length for running tests. In results, when the complexity of a VLSI circuit is growing, the number of input pins for testing is very low. Since test data in power aware is not changed frequently, we use a selector to filter the unnecessary status and buffers to hold the back data. We also propose a new algorithm to assign multiple scan chains and an improved linear dependency compute method to find the hidden dependency between scan chains. Experimental results show that the proposed method can reduce both test data volume and shift-in power.
    關聯: Journal of the Chinese Institute of Engineers 34(4), pp.515-527
    DOI: 10.1080/02533839.2011.576498
    显示于类别:[電機工程學系暨研究所] 期刊論文


    档案 大小格式浏览次数
    0253-3839_34(4)p515-527.pdf2462KbAdobe PDF106检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈