An Efficient Algorithm to Selectively Gate Scan Cells for Capture Power Reduction

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/61038

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/61038

Title:	An Efficient Algorithm to Selectively Gate Scan Cells for Capture Power Reduction
Authors:	Rau, Jiann-Chyi;Wu, Chung-Lin;Wu, Po-Han
Contributors:	淡江大學電機工程學系
Keywords:	Clock Gating;Scan Test;Low Power Scan Test;Full-Scan Testing;Design for Testability;Yield Loss
Date:	2011-03-01
Issue Date:	2011-10-15 01:17:16 (UTC+8)
Publisher:	新北市：淡江大學
Abstract:	Recently, power dissipation in full-scan testing has brought a great challenge for test engineers. In addition to shift power reduction, excessive switching activity during capture operation may lead to circuit malfunction and yield loss. In this paper, a new algorithm is proposed with using clock gating technique on a part of the scan cells to prevent the internal circuit from unnecessary transitions. These scan cells are divided into several exclusive scan groups. For each test vector, only a portion of the scan groups are activated to store the test response per capture cycle. The proposed method can reduce the capture power dissipation without any influence on fault coverage or testing time. Experimental results for ISCAS'89 benchmark circuits show that the capture power reduction in test sequence can up to 55%.
Relation:	Tamkang Journal of Science and Engineering=淡江理工學刊 14(1), pp.39-48
DOI:	10.6180/jase.2011.14.1.06
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
1560-6686_14(1)p39-48.pdf		3707Kb	Adobe PDF	353	View/Open
index.html		0Kb	HTML	33	View/Open