English  |  正體中文  |  简体中文  |  Items with full text/Total items : 52052/87180 (60%)
Visitors : 8890955      Online Users : 294
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/60942

    Title: An Efficient Scheduling Algorithm Based On Multi-frequency TAM for SOC Testing
    Authors: Rau, Jiann-chyi;Wu, Po-han;Ma, Jia-shing
    Contributors: 淡江大學電機工程學系
    Keywords: SOC;Testing;TAM
    Date: 2008-06
    Issue Date: 2011-10-15 01:07:47 (UTC+8)
    Publisher: Zographou: World Scientific and Engineering Academy and Society (W S E A S)
    Abstract: In recent years the advance of CMOS technology has led to a great development, especially on the complexity of the system-on-chip (SOC). As the development of circuit with different technology, the embedded cores embedded into system-on-chips (SOCs) usually have multi-frequency to drive it. In this paper, we present a heuristic approach of TAM optimization according to the reality and reduce the test application time. The proposed method is applicable to the design model with hierarchy SOCs. We pay the price in hardware overhead in order to decrease test application time.
    Relation: WSEAS Transactions on Circuits And System 6(7), pp.558-568
    Appears in Collections:[電機工程學系暨研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat
    1109-2734_6(7)p558-568.pdf455KbAdobe PDF116View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback