淡江大學機構典藏:Item 987654321/60847
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58323/91877 (63%)
造訪人次 : 14294715      線上人數 : 138
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/60847


    題名: A low-jitter phase-interpolation DDS using dual-slope integration
    作者: Chen, Hsin-chuan;江正雄;Chiang, Jen-shiun
    貢獻者: 淡江大學電機工程學系
    關鍵詞: phase-interpolation DDS;dual-slope integration;capacitance error;delay time error
    日期: 2004-09-25
    上傳時間: 2011-10-15 00:58:33 (UTC+8)
    摘要: In this paper, a new phase-interpolation DDS scheme is proposed, which uses the output of the phase accumulator to provide positive-slope integration on an integration capacitor in the first phase, and then performs negative-slope integration operation on the same integration capacitor in the second phase. By using dual-slope integration on a single capacitor, the delay time error caused by capacitance error can be avoided and the die size can be reduced in circuit implementation. Therefore, the proposed DDS without ROM tables can achieve a low-jitter clock output due to generating the more precise delay time.
    關聯: IEICE Electronics Express 1(12), pp.333-338
    DOI: 10.1587/elex.1.333
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    index.html0KbHTML63檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋