淡江大學機構典藏:Item 987654321/60847
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58323/91877 (63%)
造访人次 : 14339190      在线人数 : 136
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/60847


    题名: A low-jitter phase-interpolation DDS using dual-slope integration
    作者: Chen, Hsin-chuan;江正雄;Chiang, Jen-shiun
    贡献者: 淡江大學電機工程學系
    关键词: phase-interpolation DDS;dual-slope integration;capacitance error;delay time error
    日期: 2004-09-25
    上传时间: 2011-10-15 00:58:33 (UTC+8)
    摘要: In this paper, a new phase-interpolation DDS scheme is proposed, which uses the output of the phase accumulator to provide positive-slope integration on an integration capacitor in the first phase, and then performs negative-slope integration operation on the same integration capacitor in the second phase. By using dual-slope integration on a single capacitor, the delay time error caused by capacitance error can be avoided and the die size can be reduced in circuit implementation. Therefore, the proposed DDS without ROM tables can achieve a low-jitter clock output due to generating the more precise delay time.
    關聯: IEICE Electronics Express 1(12), pp.333-338
    DOI: 10.1587/elex.1.333
    显示于类别:[電機工程學系暨研究所] 期刊論文

    文件中的档案:

    档案 大小格式浏览次数
    index.html0KbHTML63检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈