Tree-Structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/60767

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/60767

题名:	Tree-Structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits
作者:	Rau, Jiann-chyi;Jone, W.B.;Chang, S.C.;Wu, Y.L.
贡献者:	淡江大學電機工程學系
日期:	2000-10
上传时间:	2011-10-15 00:50:47 (UTC+8)
出版者:	The Institution of Engineering and Technology(IET)
摘要:	A new test architecture, called TLS (tree-LFSR/SR), generates pseudo-exhaustive test patterns for both combinational and sequential VLSI circuit is presented. Instead of using a single scan chain, the proposed test architecture routes a scan tree driven by the LFSR to generate all possible input patterns for each output cone. The new test architecture is able to take advantages of both signal sharing and signal reuse. The benefits are: the difficulty of test architecture synthesis can be eased by accelerating the searching process of appropriate residues; and the number of XOR gates to satisfy the pseudo-exhaustive test criterion can be reduced. The TLS test scheme mainly contains three phases: backbone generation, tree growing, and XOR-tree generation. Experimental results obtained by simulating combinational and sequential benchmark circuits are very encouraging
關聯:	IEE Proceedings - Computers and Digital Techniques 147(5), pp.343-348
DOI:	10.1049/ip-cdt:20000544
显示于类别:	[電機工程學系暨研究所] 期刊論文

文件中的档案:

档案	大小	格式	浏览次数
index.html	0Kb	HTML	257	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章