English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 51776/86996 (60%)
造訪人次 : 8377315      線上人數 : 69
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/59977


    題名: Synthesizing nested loop algorithms using nonlinear transformation method
    作者: 張志勇;Chang, Chih-yung;Sheu, J.P.
    貢獻者: 淡江大學資訊工程學系
    關鍵詞: Data dependence;hyperplane method;nested For-loops;parallel processing;systolic arrays
    日期: 1991-07
    上傳時間: 2011-10-05 22:32:12 (UTC+8)
    出版者: Piscataway: Institute of Electrical and Electronics Engineers
    摘要: FOR-loops are the main source of parallelism in programs. A nonlinear transformation algorithm for parallelizing the execution of FOR-loop models is proposed. It is shown that by the mapping of nonlinear transformation, iterations of FOR-loops can be executed in a parallel form. The algorithm is useful in exploiting the parallelism of FOR-loops with one or more partitions on the innermost loop. Algorithms to partition and map the nested FOR-loops onto fixed size systolic arrays are discussed. Based on the time and space mapping schemes, all the iterations of FOR-loops can be correctly executed on the array processors in a parallel form
    關聯: IEEE Transactions on Parallel and Distributed Systems 2(3), pp.304-317
    DOI: 10.1109/71.86106
    顯示於類別:[資訊工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    index.html0KbHTML185檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋