Improving memory traffic by assembly-level exploitation of reuses for vector registers

淡江大學機構典藏 > 工學院 > 資訊工程學系暨研究所 > 期刊論文 > Item 987654321/59928

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/59928

题名:	Improving memory traffic by assembly-level exploitation of reuses for vector registers
作者:	Chang, Chih-yung;Chen, T. S.;Sheu, J. P.
贡献者:	淡江大學資訊工程學系
关键词:	data dependence;vector register;partial reuse;vector compilers;reuse distance;vectorization;supercomputer
日期:	2000-09-01
上传时间:	2011-10-05 22:27:50 (UTC+8)
摘要:	In this paper, we propose a compilation scheme to analyze and exploit the implicit reuses of vector register data. According to the reuse analysis, we present a translation strategy that translates the vectorized loops into assembly vector codes with exploitation of vector reuses. Experimental results show that our compilation technique can improve the execution time and traffic between shared memory and vector registers. Techniques discussed here are simple, systematic, and easy to be implemented in the conventional vector compilers or translators to enhance the data locality of vector registers.
關聯:	The journal of supercomputing 17(2), pp.187-204
DOI:	10.1023/A:1008134522009
显示于类别:	[資訊工程學系暨研究所] 期刊論文

文件中的档案:

没有与此文件相关的档案.

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章