A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/55062

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/55062

题名:	A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process
作者:	Yang, Wei-Bin;Liao, Chao-Cheng;Liang, Yung-Chih
贡献者:	淡江大學電機工程學系
关键词:	Pipelined multiplier;Forward body bias;Modified full adder;New D flip-flop
日期:	2011-01
上传时间:	2011-08-09 23:06:52 (UTC+8)
出版者:	London: Elsevier Ltd
摘要:	This paper presents an 8x8bit pipelined multiplier operating at 320MHz under 0.5V supply voltage. Using PMOS forward body bias technique, the modified full adder and the new D flip-flop with synchronous output are combined and implemented in the proposed pipelined multiplier to achieve high operation speed at supply voltages as low as 0.5V. The proposed pipelined multiplier is fabricated in 130nm CMOS process. It operates up to 320MHz and the power consumption is only 1.48mW at 0.5V. Moreover, the power consumption of the proposed pipelined multiplier at 0.5V is reduced over 5.7 times than that of the traditional architecture at 1.2V. Thus, the proposed 8x8bit pipelined multiplier is suitable for SoC and dynamic voltage frequency scaling applications.
關聯:	Microelectronics Journal 42(1), pp.43–51
DOI:	10.1016/j.mejo.2010.09.005
显示于类别:	[電機工程學系暨研究所] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
[201101MJ]A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process.pdf	paper	1225Kb	Adobe PDF	1077	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章