A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/55062

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/55062

Title:	A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process
Authors:	Yang, Wei-Bin;Liao, Chao-Cheng;Liang, Yung-Chih
Contributors:	淡江大學電機工程學系
Keywords:	Pipelined multiplier;Forward body bias;Modified full adder;New D flip-flop
Date:	2011-01
Issue Date:	2011-08-09 23:06:52 (UTC+8)
Publisher:	London: Elsevier Ltd
Abstract:	This paper presents an 8x8bit pipelined multiplier operating at 320MHz under 0.5V supply voltage. Using PMOS forward body bias technique, the modified full adder and the new D flip-flop with synchronous output are combined and implemented in the proposed pipelined multiplier to achieve high operation speed at supply voltages as low as 0.5V. The proposed pipelined multiplier is fabricated in 130nm CMOS process. It operates up to 320MHz and the power consumption is only 1.48mW at 0.5V. Moreover, the power consumption of the proposed pipelined multiplier at 0.5V is reduced over 5.7 times than that of the traditional architecture at 1.2V. Thus, the proposed 8x8bit pipelined multiplier is suitable for SoC and dynamic voltage frequency scaling applications.
Relation:	Microelectronics Journal 42(1), pp.43–51
DOI:	10.1016/j.mejo.2010.09.005
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
[201101MJ]A 0.5 V 320 MHz 8 bit×8 bit pipelined multiplier in 130 nm CMOS process.pdf	paper	1225Kb	Adobe PDF	1069	View/Open