A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/52803

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/52803

题名:	A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
作者:	Rau, Jiann-chyi;Wu, Po-han;Ho, Ying-fu
贡献者:	淡江大學電機工程學系
关键词:	BIST;LFSR;Pseudo-Random Testing;Reseeding
日期:	2008-06
上传时间:	2010-12-01 10:33:14 (UTC+8)
出版者:	臺北縣：淡江大學
摘要:	During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide sufficiently high fault coverage and many patterns can't detect fault (called useless patterns). In order to reduce the test time, we can remove useless patterns or change them to useful patterns (fault dropping). In fact, a random test set includes many useless patterns. Therefore we present a technology, including both reseeding and bit modifying (a.k.a. pattern mapping) to remove useless patterns or change them to useful patterns. When patterns changed, we pick out number of different fewer bits, leading to very short test length. Then we use an additional bit counter to improve test length and achieve high fault coverage. The technique we present is applicable for single-stuck-at faults. Experimental results indicate that complete fault coverage-100% can be obtained with less test time.
關聯:	淡江理工學刊=Tamkang journal of science and engineering 11(2)，頁175-184
DOI:	10.6180/jase.2008.11.2.09
显示于类别:	[電機工程學系暨研究所] 期刊論文

文件中的档案:

档案	大小	格式	浏览次数
1560-6686_11-2-9.pdf	433Kb	Adobe PDF	456	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章