A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/52803

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/52803

Title:	A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
Authors:	Rau, Jiann-chyi;Wu, Po-han;Ho, Ying-fu
Contributors:	淡江大學電機工程學系
Keywords:	BIST;LFSR;Pseudo-Random Testing;Reseeding
Date:	2008-06
Issue Date:	2010-12-01 10:33:14 (UTC+8)
Publisher:	臺北縣：淡江大學
Abstract:	During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide sufficiently high fault coverage and many patterns can't detect fault (called useless patterns). In order to reduce the test time, we can remove useless patterns or change them to useful patterns (fault dropping). In fact, a random test set includes many useless patterns. Therefore we present a technology, including both reseeding and bit modifying (a.k.a. pattern mapping) to remove useless patterns or change them to useful patterns. When patterns changed, we pick out number of different fewer bits, leading to very short test length. Then we use an additional bit counter to improve test length and achieve high fault coverage. The technique we present is applicable for single-stuck-at faults. Experimental results indicate that complete fault coverage-100% can be obtained with less test time.
Relation:	淡江理工學刊=Tamkang journal of science and engineering 11(2)，頁175-184
DOI:	10.6180/jase.2008.11.2.09
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Size	Format
1560-6686_11-2-9.pdf	433Kb	Adobe PDF	456	View/Open