English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58323/91876 (63%)
造訪人次 : 14064454      線上人數 : 68
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/52803


    題名: A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
    作者: Rau, Jiann-chyi;Wu, Po-han;Ho, Ying-fu
    貢獻者: 淡江大學電機工程學系
    關鍵詞: BIST;LFSR;Pseudo-Random Testing;Reseeding
    日期: 2008-06
    上傳時間: 2010-12-01 10:33:14 (UTC+8)
    出版者: 臺北縣:淡江大學
    摘要: During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide sufficiently high fault coverage and many patterns can't detect fault (called useless patterns). In order to reduce the test time, we can remove useless patterns or change them to useful patterns (fault dropping). In fact, a random test set includes many useless patterns. Therefore we present a technology, including both reseeding and bit modifying (a.k.a. pattern mapping) to remove useless patterns or change them to useful patterns. When patterns changed, we pick out number of different fewer bits, leading to very short test length. Then we use an additional bit counter to improve test length and achieve high fault coverage. The technique we present is applicable for single-stuck-at faults. Experimental results indicate that complete fault coverage-100% can be obtained with less test time.
    關聯: 淡江理工學刊=Tamkang journal of science and engineering 11(2),頁175-184
    DOI: 10.6180/jase.2008.11.2.09
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    1560-6686_11-2-9.pdf433KbAdobe PDF358檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋