Low-power/High-speed scalable and subchannelizable FFT architecture for SOFDMA application

doi:10.6180/jase.2008.11.3.10

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/50557

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/50557

題名:	Low-power/High-speed scalable and subchannelizable FFT architecture for SOFDMA application
作者:	李揚漢;Lee, Yang-han;Chiang, Jen-shiun;Chou, Yen-hsih;Lee, Yu-shih;Tseng, Hsien-wei;Chuang, Ming-hsueh
貢獻者:	淡江大學電機工程學系
關鍵詞:	FFT;SOFDMA;WiMAX, SELDIF;Scalable;Subchannelizable
日期:	2008-09-01
上傳時間:	2010-08-09 19:47:51 (UTC+8)
出版者:	淡江大學
摘要:	In this paper, a scalable and subchannelizable innovative FFT architecture is proposed to provide with low-power and high-speed characteristics for SOFDMA application in IEEE 802.16 WiMAX communication and other fields that have features in SOFDMAapplications. The scalability design uses multiplexing concept to build only one 1024-point and only one 2048-point FFT processors in an IEEE 802.16e and an IEEE 802.16-2004 WiMAX system respectively. The spirits of the subchannelization design are prohibited all of the unused arithmetic operations in the present inventive design to achieve low-power requirement when only a small subset of FFT outputs are of interests for a specific Subscriber Station in one session of a IEEE 802.16e or IEEE 802.16-2004 WiMAX systems. The SELDIF registry control methodology of the key control mechanism of the subchannelization design is also disclosed for the purposes of structure simplification and low-power/high-speed design in this paper. The performance on areas and power efficiency are analyzed based on MATLAB codes. A closed system platform is used to tune design parameters for chip implementation by using Agilent ADS tool.
關聯:	淡江理工學刊 = Tamkang Journal of Science and Engineering 11(3), pp.313-324
DOI:	10.6180/jase.2008.11.3.10
顯示於類別:	[電機工程學系暨研究所] 期刊論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
1560-6686_11(3)p313-324.pdf	76982Kb	Adobe PDF	370	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章

資料載入中.....