Novel architecture for two-dimensional high throughput rate real-time discrete cosine transform and the VLSI design

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/46401

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/46401

題名:	Novel architecture for two-dimensional high throughput rate real-time discrete cosine transform and the VLSI design
作者:	江正雄;Chiang, Jen-shiun;Huang, Hsiang-chou
貢獻者:	淡江大學電機工程學系
日期:	1997-10
上傳時間:	2010-03-26 22:14:42 (UTC+8)
出版者:	Abingdon: Taylor & Francis
摘要:	The discrete cosine transform (DCT) has been widely used as the core of digital image and video signal compression. However, its computation is so intensive and it is important to meet the requirement for high speed. A novel architecture of the VLSI design of a 2D DCT has been developed. This architecture contains the following features: use of the programmable logic array (PLA) to replace multipliers; overlapped row–column operations and pipeline structure to reduce the total computation time; and highly modular and regular structure for the efficient VLSI implementation. This architecture is implemented to a 8 × 8 2D DCT. The circuit is designed by UMC's 0.8 μm SPDM CMOS process and the cell library is provided by ITRI CCL. The simulation is shown that the speed of the data processing for this DCT is more than 50 MHz. It performs equivalently 800 million multiplications and accumulations per second.
關聯:	International journal of electronics 83(4), pp.519-527
DOI:	10.1080/002072197135328
顯示於類別:	[電機工程學系暨研究所] 期刊論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
index.html	0Kb	HTML	346	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章