淡江大學機構典藏:Item 987654321/46401
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58323/91877 (63%)
造访人次 : 14338798      在线人数 : 106
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46401


    题名: Novel architecture for two-dimensional high throughput rate real-time discrete cosine transform and the VLSI design
    作者: 江正雄;Chiang, Jen-shiun;Huang, Hsiang-chou
    贡献者: 淡江大學電機工程學系
    日期: 1997-10
    上传时间: 2010-03-26 22:14:42 (UTC+8)
    出版者: Abingdon: Taylor & Francis
    摘要: The discrete cosine transform (DCT) has been widely used as the core of digital image and video signal compression. However, its computation is so intensive and it is important to meet the requirement for high speed. A novel architecture of the VLSI design of a 2D DCT has been developed. This architecture contains the following features: use of the programmable logic array (PLA) to replace multipliers; overlapped row–column operations and pipeline structure to reduce the total computation time; and highly modular and regular structure for the efficient VLSI implementation. This architecture is implemented to a 8 × 8 2D DCT. The circuit is designed by UMC's 0.8 μm SPDM CMOS process and the cell library is provided by ITRI CCL. The simulation is shown that the speed of the data processing for this DCT is more than 50 MHz. It performs equivalently 800 million multiplications and accumulations per second.
    關聯: International journal of electronics 83(4), pp.519-527
    DOI: 10.1080/002072197135328
    显示于类别:[電機工程學系暨研究所] 期刊論文

    文件中的档案:

    档案 大小格式浏览次数
    index.html0KbHTML312检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈