The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/46248

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/46248

Title:	The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock
Authors:	江正雄;Chiang, Jen-shiun;Chen, Kuang-yuan
Contributors:	淡江大學電機工程學系
Date:	1999-07
Issue Date:	2010-03-26 21:36:22 (UTC+8)
Publisher:	New York: Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	The cores of the all-digital phase-locked loop (ADPLL) are the switch-tuning digital control oscillator (DCO) and the architecture. In this brief, we propose a DCO with reduced hardware cost, and architecture with characteristics of fast frequency locking, full digitization, easy design and implementation, and good stability. It is suitable to be used as the clock generator for high-performance microprocessors. The prototype of a 3.3-V ADPLL chip has been designed by TSMC’s 0.6-m SPDM CMOS process. The simulation shows that this ADPLL can operate in the range between 60 and 400 MHz, and at four times the reference clock frequency. The phase-lock process takes 47 clock cycles, and the phase error is less than 0.1 ns.
Relation:	IEEE Transactions on Circuits and Systems Part 2: Analog and Digital Signal Processing 46(7), pp.945-950
DOI:	10.1109/82.775392
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
1057-7130_46(7)p945-950.pdf		178Kb	Adobe PDF	1120	View/Open