English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57310/90918 (63%)
造访人次 : 13008466      在线人数 : 286
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46197

    题名: A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps
    作者: 郭建宏;Kuo, Chien-hung;Liu, Shen-iuan
    贡献者: 淡江大學電機工程學系
    日期: 2004-11
    上传时间: 2010-03-26 21:11:52 (UTC+8)
    出版者: Piscataway: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: A 1-V 10.7-MHz fourth-order bandpass delta-sigma modulator using two switched opamps (SOPs) is presented. The 3/4 sampling frequency and the double-sampling techniques are adapted for this modulator to relax the required clocking rate. The presented modulator can not only reduce the number of SOPs, but also the number of capacitors. It has been implemented in 0.25-μm 1P5M CMOS process with MIM capacitors. The modulator can receive 10.7-MHz IF signals by using a clock frequency of 7.13 MHz. A dynamic range of 62 dB within bandwidth of 200 kHz is achieved and the power consumption of 8.45 mW is measured at 1-V supply voltage. The image tone can be suppressed by 44 dB with respect to the carrier. The in-band third-order intermodulation (IM3) distortion is -65 dBc below the desired signal.
    關聯: IEEE Journal of Solid-State Circuits 39(11), pp.2041-2045
    DOI: 10.1109/JSSC.2004.835792
    显示于类别:[電機工程學系暨研究所] 期刊論文


    档案 描述 大小格式浏览次数
    0018-9200_39(11)p2041-2045.pdf595KbAdobe PDF1114检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈