淡江大學機構典藏:Item 987654321/46196
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 55221/89519 (62%)
造访人次 : 10720762      在线人数 : 23
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46196


    题名: Analysis and design of a new race-free four-phase CMOS logic
    作者: Wu, Chung-yu;鄭國興;Cheng, Kuo-hsing;Wang, Jinn-shyan
    贡献者: 淡江大學電機工程學系
    日期: 1993-01
    上传时间: 2010-03-26 21:11:34 (UTC+8)
    出版者: Piscataway: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: In this paper, a new four-phase dynamic logic, called the high-speed precharge-discharge CMOS logic (HS-PDCMOS logic), is proposed and analyzed. Basically the HS-PDCMOS logic uses two different units to implement the logic function and to drive the output load separately. Thus, a complex function can be implemented within a single gate and form the pipelined structured as well. The HS-PDCMOS logic needs four operation clocks and has three different versions. An experimental chip has been designed and measured to partly verify the results of circuit analysis and simulation. It is shown that the HS-PDCMOS logic has an operation speed about 2.5 to 3 times higher than the conventional four-phase dynamic logic. Moreover, the new logic has no clock skew, race, and charge redistribution problems. These advantages make the HS-PDCMOS logic very promising in high-speed complex VLSI design.
    關聯: IEEE Journal of Solid-State Circuits 28(1), pp.18-25
    DOI: 10.1109/4.179199
    显示于类别:[電機工程學系暨研究所] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    0018-9200_28(1)p18-25.pdf787KbAdobe PDF832检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈