Analysis and design of a new race-free four-phase CMOS logic

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/46196

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/46196

Title:	Analysis and design of a new race-free four-phase CMOS logic
Authors:	Wu, Chung-yu;鄭國興;Cheng, Kuo-hsing;Wang, Jinn-shyan
Contributors:	淡江大學電機工程學系
Date:	1993-01
Issue Date:	2010-03-26 21:11:34 (UTC+8)
Publisher:	Piscataway: Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	In this paper, a new four-phase dynamic logic, called the high-speed precharge-discharge CMOS logic (HS-PDCMOS logic), is proposed and analyzed. Basically the HS-PDCMOS logic uses two different units to implement the logic function and to drive the output load separately. Thus, a complex function can be implemented within a single gate and form the pipelined structured as well. The HS-PDCMOS logic needs four operation clocks and has three different versions. An experimental chip has been designed and measured to partly verify the results of circuit analysis and simulation. It is shown that the HS-PDCMOS logic has an operation speed about 2.5 to 3 times higher than the conventional four-phase dynamic logic. Moreover, the new logic has no clock skew, race, and charge redistribution problems. These advantages make the HS-PDCMOS logic very promising in high-speed complex VLSI design.
Relation:	IEEE Journal of Solid-State Circuits 28(1), pp.18-25
DOI:	10.1109/4.179199
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
0018-9200_28(1)p18-25.pdf		787Kb	Adobe PDF	954	View/Open