English  |  正體中文  |  简体中文  |  Items with full text/Total items : 51258/86283 (59%)
Visitors : 8023736      Online Users : 53
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46147


    Title: Applying network window schema and a simulated annealing technique to optimal VAR planning in large-scale power systems
    Authors: 蕭瑛東;Hsiao, Ying-tung;Chiang, Hsiao-dong
    Contributors: 淡江大學電機工程學系
    Keywords: Network window schema;Simulated annealing;Power systems;Optimal Reactive volt–ampere planning
    Date: 2000-01-01
    Issue Date: 2010-03-26 21:04:20 (UTC+8)
    Publisher: Elsevier
    Abstract: This paper combines network window schema with a simulated annealing (SA) technique and applies them to reactive volt–ampere (VAR) planning in large-scale power systems. The network window schema alleviates the computational burden in large-scale systems, while the simulated annealing technique finds global optimal solutions for combinatorial complex problems. The solution algorithm based on this technique consists of two stages. The first stage introduces a moving window schema that partitions a large system into several small subsystems; an equivalent method then builds a reduced system for every subsystem. The results from the first stage are mapped into the original system and serve as the initial conditions for the second stage. The second stage compensates for the effect of system partitioning on the quality and feasibility of solutions. According to simulation results, the proposed approach significantly reduces the run time of the SA, and also improves the quality of the solution. For a 358-bus test system, loss reduction was improved by 17.6%, along with a saving in CPU time of approximately 50%.
    Relation: International Journal of Electrical Power & Energy Systems 22(1), pp.1-8
    DOI: 10.1016/S0142-0615(99)00028-9
    Appears in Collections:[電機工程學系暨研究所] 期刊論文

    Files in This Item:

    File SizeFormat
    0KbUnknown211View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback