English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49631/84835 (59%)
造訪人次 : 7690306      線上人數 : 70
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46134


    題名: Dynamic Bias Circuits for Efficiency Improvement of RF Power Amplifier
    作者: 余繁;Ye, Fun;Chiang, Jen-shiun;Chen, Chun-wen;Sung, Yu-chen
    貢獻者: 淡江大學電機工程學系
    關鍵詞: CMOS;Dynamic Bias Circuits;Linearity;Power Added Efficiency;Power Amplifie;RF
    日期: 2004-09-01
    上傳時間: 2010-03-26 21:02:27 (UTC+8)
    出版者: 淡江大學
    摘要: This work presents a dynamic gate bias circuit for bias control to maximize power added efficiency based on the class-A two-stage power amplifier. The proposed circuits are composed of two NMOS transistors, a capacitor for coupling RF input signal, and four resistors for bias. The circuit is implemented by means of the bias control at the two-stage power amplifier to improve the overall power added efficiency and delivers 22dBm output power at 2.4 GHz. The circuit can improve power efficiency and linearity for small RF signals. The simulation indicates that the efficiency is improved more than 100%, and at 0 dBm the input signal has 515dB of IMD3 improvement compared with that without dynamic bias circuit. The output power of 22dBm at the output stage can be applied to the transceivers of IEEE 802.11b and Bluetooth applications.
    關聯: 淡江理工學刊=Tamkang journal of science and engineering 7(3), pp.183-188
    DOI: 10.6180/jase.2004.7.3.09
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    0KbUnknown181檢視/開啟
    1560-6686_7-3-9.pdf246KbAdobe PDF379檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋