淡江大學機構典藏:Item 987654321/39059
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 60868/93650 (65%)
造访人次 : 1147182      在线人数 : 21
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/39059


    题名: Feedback-controlled enhance-pull-down BiCMOS for sub-3-V digital circuit
    作者: Tseng, Yuh-kuang;鄭國興;Cheng, Kuo-hsing;Wu, Chung-yu
    贡献者: 淡江大學電機工程學系
    日期: 1994-05-30
    上传时间: 2010-04-15 10:55:36 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: This paper describes a new feedback-controlled enhanced-pull-down BiCMOS (FC-EPD-BiCMOS) logic scheme for the low-supply-voltage operation. Through the use of the feedback-controlled enhanced-pull-down structure, the driving capability is improved and bipolar transistor saturation during operation period is avoided. Based upon the proposed. Structure, both static and differential logic gates are developed. The new BiCMOS three-input NAND gate offers 35% reduction in the propagation delay time as compared to conventional BiCMOS circuits at 2.5 V supply voltage. The proposed three-input FC-EPD-BiCMOS CPL XOR/XNOR gate has 33% improvement in delay time as compared to conventional BiCMOS 3-input XOR/XNOR gates at 2.4 V supply voltage.
    關聯: Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on, vol.4, pp.23-26
    DOI: 10.1109/ISCAS.1994.409187
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    078031915X_4p23-26.pdf331KbAdobe PDF718检视/开启
    index.html0KbHTML188检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈