A novel reseeding mechanism for pseudo-random testing of VLSI circuits

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/39043

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/39043

題名:	A novel reseeding mechanism for pseudo-random testing of VLSI circuits
作者:	Rau, Jiann-chyi;Ho, Ying-fu;Wu, Po-han
貢獻者:	淡江大學電機工程學系
日期:	2005-05-23
上傳時間:	2010-04-15 11:13:34 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers (IEEE)
摘要:	During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide sufficiently high fault coverage and many patterns were undetected fault (useless patterns). In order to reduce the test time, we can remove useless patterns or change them to useful patterns (fault dropping). In this paper, we reseed, modify the pseudo-random, and use an additional bit counter to improve test length and achieve high fault coverage. The fact is that a random test set contains useless patterns, so we present a technique, including both reseeding and bit modifying to remove useless patterns or change them to useful patterns, and when the patterns change, we pick out the numbers with less bits, leading to very short test length. The technique we present is applicable for single-stuck-at faults. The seeds we use are deterministic so 100% fault coverage can be achieve.
關聯:	Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on (Volume:3 ), pp.2979-2982
DOI:	10.1109/ISCAS.2005.1465253
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
0780388348_3p2979-2982.pdf		179Kb	Adobe PDF	686	檢視/開啟
index.html		0Kb	HTML	186	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章