English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 56562/90363 (63%)
造访人次 : 11852561      在线人数 : 89
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/39043

    题名: A novel reseeding mechanism for pseudo-random testing of VLSI circuits
    作者: Rau, Jiann-chyi;Ho, Ying-fu;Wu, Po-han
    贡献者: 淡江大學電機工程學系
    日期: 2005-05-23
    上传时间: 2010-04-15 11:13:34 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide sufficiently high fault coverage and many patterns were undetected fault (useless patterns). In order to reduce the test time, we can remove useless patterns or change them to useful patterns (fault dropping). In this paper, we reseed, modify the pseudo-random, and use an additional bit counter to improve test length and achieve high fault coverage. The fact is that a random test set contains useless patterns, so we present a technique, including both reseeding and bit modifying to remove useless patterns or change them to useful patterns, and when the patterns change, we pick out the numbers with less bits, leading to very short test length. The technique we present is applicable for single-stuck-at faults. The seeds we use are deterministic so 100% fault coverage can be achieve.
    關聯: Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on (Volume:3 ), pp.2979-2982
    DOI: 10.1109/ISCAS.2005.1465253
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    0780388348_3p2979-2982.pdf179KbAdobe PDF636检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈