English  |  正體中文  |  简体中文  |  Items with full text/Total items : 52052/87180 (60%)
Visitors : 8895506      Online Users : 122
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/39042

    Title: Reconfigurable multiple scan-chains for reducing test application time of SOCs
    Authors: Rau, Jiann-chyi;Chien, Chih-lung;Ma, Jia-shing
    Contributors: 淡江大學電機工程學系
    Date: 2005-05-23
    Issue Date: 2010-04-15 11:13:00 (UTC+8)
    Publisher: N.Y.: Institute of Electrical and Electronic Engineers (IEEE)
    Abstract: We propose an algorithm, based on a framework of reconfigurable multiple scan-chains for a system-on-chip, to minimize test application time. For the framework, the control signal combination causes the computing time to increase exponentially. The algorithm we propose introduces a heuristic control signal selection method to solve this problem. We also minimize the test application time by using the balancing method to assign registers into multiple scan-chains. It could show significant reductions in test application times and computing times.
    Relation: Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on (Volume:6 ), pp.5846-5849
    DOI: 10.1109/ISCAS.2005.1465968
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File Description SizeFormat
    Reconfigurable multiple scan-chains for reducing test application time of SOCs.pdf177KbAdobe PDF266View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback