English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 63184/95884 (66%)
造访人次 : 4516943      在线人数 : 309
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/39042

    题名: Reconfigurable multiple scan-chains for reducing test application time of SOCs
    作者: Rau, Jiann-chyi;Chien, Chih-lung;Ma, Jia-shing
    贡献者: 淡江大學電機工程學系
    日期: 2005-05-23
    上传时间: 2010-04-15 11:13:00 (UTC+8)
    出版者: N.Y.: Institute of Electrical and Electronic Engineers (IEEE)
    摘要: We propose an algorithm, based on a framework of reconfigurable multiple scan-chains for a system-on-chip, to minimize test application time. For the framework, the control signal combination causes the computing time to increase exponentially. The algorithm we propose introduces a heuristic control signal selection method to solve this problem. We also minimize the test application time by using the balancing method to assign registers into multiple scan-chains. It could show significant reductions in test application times and computing times.
    關聯: Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on (Volume:6 ), pp.5846-5849
    DOI: 10.1109/ISCAS.2005.1465968
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    Reconfigurable multiple scan-chains for reducing test application time of SOCs.pdf177KbAdobe PDF392检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈