English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 57299/90901 (63%)
造訪人次 : 12983998      線上人數 : 324
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38935

    題名: A timing-driven pseudo-exhaustive testing of VLSI circuits
    作者: Chang, S. C.;Rau, J. C.
    貢獻者: 淡江大學電機工程學系
    日期: 2000-05
    上傳時間: 2010-04-15 11:41:05 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: The object of this paper is to reduce the delay penalty of bypass storage cell (bsc) insertion for pseudo-exhaustive testing. We first propose a tight delay lower bound algorithm which estimates the minimum circuit delay for each node after bsc insertion. By understanding how the lower bound algorithm loses optimality, we can propose a bsc insertion heuristic which tries to insert bscs so that the final delay is as close to the lower bound as possible. Our experiments show that the results of our heuristic are either optimal because they are the same as the delay lower bounds or they are very close to the optimal solutions.
    關聯: Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on (Volume:2 ), pp.665-668
    DOI: 10.1109/ISCAS.2000.856416
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    0780354826_2p665-668.pdf449KbAdobe PDF665檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋