True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38902

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38902

Title:	True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI
Authors:	Huang, Hong-yi;鄭國興;Cheng, Kuo-hsing;Chu, Yuan-hua;Wu, Chung-yu
Contributors:	淡江大學電機工程學系
Date:	1996-05
Issue Date:	2010-04-15 11:00:23 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	A family of new logic circuits, called true-single-phase all-N-logic differential logic (TADL), are proposed and analyzed. The logic circuits are designed with only NMOS devices in the logic tree. Two kinds of sensing techniques are used for improving the speed operation, namely, the balanced sense amplifier for the differential-input TADL and the unbalanced sense amplifier for the single-input TADL. A complex function can be implemented in a TADL gate and high operation speed can be achieved without dc power dissipation. Only a true-single-phase clock is required to form the fully pipelined systems. Simulation results show that circuits designed by the TADL have the advantages of high-speed operation and low power-delay product.
Relation:	Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on (Volume:4 ), pp.296-299
DOI:	10.1109/ISCAS.1996.541960
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780330730_4p296-299.pdf		415Kb	Adobe PDF	728	View/Open
index.html		0Kb	HTML	259	View/Open