English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 60861/93638 (65%)
造訪人次 : 1114190      線上人數 : 31
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38902


    題名: True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI
    作者: Huang, Hong-yi;鄭國興;Cheng, Kuo-hsing;Chu, Yuan-hua;Wu, Chung-yu
    貢獻者: 淡江大學電機工程學系
    日期: 1996-05
    上傳時間: 2010-04-15 11:00:23 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: A family of new logic circuits, called true-single-phase all-N-logic differential logic (TADL), are proposed and analyzed. The logic circuits are designed with only NMOS devices in the logic tree. Two kinds of sensing techniques are used for improving the speed operation, namely, the balanced sense amplifier for the differential-input TADL and the unbalanced sense amplifier for the single-input TADL. A complex function can be implemented in a TADL gate and high operation speed can be achieved without dc power dissipation. Only a true-single-phase clock is required to form the fully pipelined systems. Simulation results show that circuits designed by the TADL have the advantages of high-speed operation and low power-delay product.
    關聯: Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on (Volume:4 ), pp.296-299
    DOI: 10.1109/ISCAS.1996.541960
    顯示於類別:[電機工程學系暨研究所] 會議論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    0780330730_4p296-299.pdf415KbAdobe PDF710檢視/開啟
    index.html0KbHTML214檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋