Low-voltage low-power CMOS true-single-phase clocking scheme with locally asynchronous logic circuits

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38880

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38880

Title:	Low-voltage low-power CMOS true-single-phase clocking scheme with locally asynchronous logic circuits
Authors:	Huang, Hong-yi;鄭國興;Cheng, Kuo-hsing;Wang, Jinn-shyan;Chu, Yuan-hua;Wu, Tain-shun;Wu, Chung-yu
Contributors:	淡江大學電機工程學系
Date:	1995-04-30
Issue Date:	2010-04-15 10:57:40 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	New CMOS differential logic circuits, called asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without DC power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed. A new clocking scheme is designed by locally using the ALCDL circuits and the entire system is synchronized to a single global clock. As compared to the conventional true-single-phase clock system, the loading of the global clock line and transient noise induced by precharge operation can be largely reduced. Simulation results show that the new clocking scheme and logic circuits benefit in high-speed and low-power performances, especially in low supply voltage.
Relation:	Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on (Volume:3 ), pp.1572-1575
DOI:	10.1109/ISCAS.1995.523707
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780325702_3p1572-1575.pdf		458Kb	Adobe PDF	1481	View/Open
index.html		0Kb	HTML	268	View/Open