English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62379/95055 (66%)
造訪人次 : 2301932      線上人數 : 33
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38880

    題名: Low-voltage low-power CMOS true-single-phase clocking scheme with locally asynchronous logic circuits
    作者: Huang, Hong-yi;鄭國興;Cheng, Kuo-hsing;Wang, Jinn-shyan;Chu, Yuan-hua;Wu, Tain-shun;Wu, Chung-yu
    貢獻者: 淡江大學電機工程學系
    日期: 1995-04-30
    上傳時間: 2010-04-15 10:57:40 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: New CMOS differential logic circuits, called asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without DC power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed. A new clocking scheme is designed by locally using the ALCDL circuits and the entire system is synchronized to a single global clock. As compared to the conventional true-single-phase clock system, the loading of the global clock line and transient noise induced by precharge operation can be largely reduced. Simulation results show that the new clocking scheme and logic circuits benefit in high-speed and low-power performances, especially in low supply voltage.
    關聯: Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on (Volume:3 ), pp.1572-1575
    DOI: 10.1109/ISCAS.1995.523707
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    0780325702_3p1572-1575.pdf458KbAdobe PDF1465檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋