English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 56418/90255 (63%)
造訪人次 : 11695007      線上人數 : 31
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38864

    題名: Low voltage low power high-speed BiCMOS multiplier
    其他題名: 低功率低電壓高速度之雙載子金氧半電晶體乘法器
    作者: 鄭國興;Cheng, Kuo-hsing;Yeha, Yu-kwang;Lian, Farn-sou
    貢獻者: 淡江大學電機工程學系
    日期: 1998
    上傳時間: 2010-04-15 10:46:48 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: A 16×16-bit parallel multiplier fabricated in a 1.0 μm BiCMOS technology is described. The chip uses a modified array scheme incorporated with Booth's algorithm to reduce the adding stages of partial products. The combination of CMOS and BiCMOS circuits and advanced arithmetic architecture achieve a multiplication time of 32.74 ns while dissipation only 298 μW at 2.5 V supply voltage operation
    關聯: Electronics, Circuits and Systems, 1998 IEEE International Conference on (Volume:2 ), pp.49-50
    DOI: 10.1109/ICECS.1998.814820
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    0780350081_2p49-50.pdf216KbAdobe PDF583檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋