A difference detector PFD for low jitter PLL

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38861

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38861

Title:	A difference detector PFD for low jitter PLL
Authors:	鄭國興;Cheng, Kuo-hsing;Yao, Tse-hua;Jiang, Shu-yu;Yang, Wei-bin
Contributors:	淡江大學電機工程學系
Date:	2001-09
Issue Date:	2010-04-15 11:32:18 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	For high speed and low jitter PLL application, a new phase frequency detector (PFD) with difference detector is proposed. Because the proposed difference detector PFD (dd-PFD) doesn't have any feedback path in phase frequency detector circuit, it can be operated up to 1.6 GHz. Furthermore, with difference detector, the dd-PFD has three states, so it will not have phase errors and jitter problems. The dead zone of dd-PFD is 16 ps. The proposed PFD is designed using 0.35 μm CMOS technology at 3.3 V power supply.
Relation:	Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on (Volume:1 ), pp.43-46
DOI:	10.1109/ICECS.2001.957660
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780370570_1p43-46.pdf		316Kb	Adobe PDF	947	View/Open
index.html		0Kb	HTML	250	View/Open