English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 55025/89277 (62%)
造访人次 : 10606791      在线人数 : 19
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38861


    题名: A difference detector PFD for low jitter PLL
    作者: 鄭國興;Cheng, Kuo-hsing;Yao, Tse-hua;Jiang, Shu-yu;Yang, Wei-bin
    贡献者: 淡江大學電機工程學系
    日期: 2001-09
    上传时间: 2010-04-15 11:32:18 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: For high speed and low jitter PLL application, a new phase frequency detector (PFD) with difference detector is proposed. Because the proposed difference detector PFD (dd-PFD) doesn't have any feedback path in phase frequency detector circuit, it can be operated up to 1.6 GHz. Furthermore, with difference detector, the dd-PFD has three states, so it will not have phase errors and jitter problems. The dead zone of dd-PFD is 16 ps. The proposed PFD is designed using 0.35 μm CMOS technology at 3.3 V power supply.
    關聯: Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on (Volume:1 ), pp.43-46
    DOI: 10.1109/ICECS.2001.957660
    显示于类别:[電機工程學系暨研究所] 會議論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    0780370570_1p43-46.pdf316KbAdobe PDF840检视/开启
    index.html0KbHTML147检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈