English  |  正體中文  |  简体中文  |  Items with full text/Total items : 56552/90363 (63%)
Visitors : 11827426      Online Users : 137
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38860

    Title: A 1.2V 32-bit CMOS adder design using convertional 5V CMOS process
    Authors: 鄭國興;Cheng, Kuo-hsing;Yang, Wei-bin;Laiw, Yii-yih
    Contributors: 淡江大學電機工程學系
    Date: 1997-08-21
    Issue Date: 2010-01-11 16:03:24 (UTC+8)
    Relation: Proceedings of 8th VLSI/CAD Taiwan, Taiwan, pp.349-356
    Appears in Collections:[Graduate Institute & Department of Electrical Engineering] Proceeding

    Files in This Item:

    There are no files associated with this item.

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback