A low-power high driving ability voltage control oscillator used in PLL

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38859

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38859

Title:	A low-power high driving ability voltage control oscillator used in PLL
Authors:	鄭國興;Cheng, Kuo-hsing;Yang, Wei-bin;Chung, Chun-fu
Contributors:	淡江大學電機工程學系
Date:	2001-05-06
Issue Date:	2010-04-15 11:39:11 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	Modern high speed CMOS processors using on-chip phase-locked-loops often require a clock buffer with stringent specifications on the signal's rise time and fall time rather than on the buffer's delay time. For these applications we propose a novel voltage controlled oscillator (VCO) with split path CMOS driver. It can be proposed to reduce the total power consumption and phase errors of the PLL. The proposed VCO with the split-path CMOS driver has low power consumption and lower area requirement than that achievable by the traditional tapered CMOS buffer.
Relation:	Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on (Volume:4 ), pp.614-617
DOI:	10.1109/ISCAS.2001.922312
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780366859_4p614-617.pdf		323Kb	Adobe PDF	543	View/Open
index.html		0Kb	HTML	239	View/Open